Skip to main content

PI: Experience

— ASSISTANT PROFESSOR (NELMS RISING STAR ENDOWED PROFESSOR)

ECE, UNIVERSITY OF FLORIDA, GAINESVILLE, FL, USA (Aug, 2022 – Present)

  • Research Area and Interests: Energy-Efficient and secure analog/RF/mixed-signal circuits and systems for biomedical and IoT applications; time-domain sensing and sensor interfaces, human body communication, brain-channel communication for untethered neural implants, physical-layer security, low-power wireless and wireline techniques

 

— SUMMER RESEARCH INTERN (PH.D.)

QUANTUM COMPUTING HARDWARE/RF CIRCUITS AND SYSTEMS, IBM T. J. WATSON RESEARCH CENTER, YORKTOWN HEIGHTS, NY, USA (May, 2021 – Aug, 2021)

  • Worked as a Summer Intern on RF readout circuitry for Quantum Computing Applications
 

— SUMMER RESEARCH INTERN (PH.D.)

QUANTUM COMPUTING HARDWARE/RF CIRCUITS AND SYSTEMS, IBM T. J. WATSON RESEARCH CENTER, YORKTOWN HEIGHTS, NY, USA

(June, 2020 – Aug, 2020)

  • Worked as a Summer Intern on RF control circuitry and Clocking for Quantum Computing Applications

 

​​— Senior Digital Design Engineer

Intel Corporation, Bangalore, India (Mar, 2017 – May, 2017)

  • Worked on the Client/Server Processor Core Architectures and Low Power Circuit Design Methodologies

 

— Digital Design Engineer

Intel Corporation, Bangalore, India (July, 2015 – Feb, 2017)

  • Worked as a Back-End Circuit Design Engineer for 7th-10th generation Intel Processors for Client/Server applications.
  • Was a part of cross-site collaboration among Intel BDC (Bangalore, India), IDC (Haifa, Israel) and Folsom.
  • Owned a horizontal responsibility as an Optimization Expert wherein the goal was to obtain a sweet spot among Speed, Power and Quality. This role is oriented towards the study and development of a sustainable cost function for present and future projects
  • Received cluster and business unit (BU) level innovation awards for developing multiple automations that helped to speed up the flows and potentially increased the productivity of the designers

 

— R&D Engineer

Tejas Networks Pvt. Ltd., Bangalore, India (June, 2011 – July, 2012)

  • The role was oriented towards front-end IP development and test using FPGA based platforms for telecom applications.
  • Worked as an RTL Engineer on a Circuit Emulation based project to send voice data over asynchronous Ethernet Networks
  • Worked in the testing and verification team of the POTP (Packet Optical Transport Platform) group