# Applications of Artificial Intelligence in Cybersecurity

**Instructor:**

**Dr. Navid Asadi**

**Presenter:**

**Shayan (Sean) Taheri**

Florida Institute for Cybersecurity (FICS) Research
Electrical and Computer Engineering Department
University of Florida (UF)

# Lecture Plan

**Background**

↓

**Main Concepts and Applications**

↓

**Wrap-up**

# Details of Lecture Plan

```
┌─────────────────────┐      ┌─────────────────────┐      ┌─────────────────────┐      ┌─────────────────────┐      ┌─────────────────────┐
│ Artificial          │      │    AIC: AI in       │      │    AIC: AI in       │      │ AI-PIE: Facilities  │      │ AI-PIE: Conventional│
│ Intelligence (AI)   │ ───▶ │  Hardware Security  │ ───▶ │ Physical Inspection │ ───▶ │ at UF FICS Research │ ───▶ │ PIE in Hardware     │
│ in Cybersecurity    │      │      (HS)           │      │ of Electronics (PIE)│      │                     │      │ Security            │
└─────────────────────┘      └─────────────────────┘      └─────────────────────┘      └─────────────────────┘      └─────────────────────┘
```

| Background | ⋯⋯⋯⋯⋯⋯ |
| Main Concepts and Applications | ⋯⋯⋯⋯⋯⋯ |
| Wrap-up | ⋯⋯⋯⋯⋯⋯ |

AIC: AI in Hardware Security (HS) → AIC: AI in Physical Inspection of Electronics (PIE) → AI-PIE: Facilities at UF FICS Research → AI-PIE: Conventional PIE in Hardware Security → AI-PIE: Emerging AI-Based PIE for HS → AI-PIE-HS: Techniques → Wrap-up → References

# Artificial Intelligence (AI) in Cybersecurity

- Typical use of AI in Cybersecurity (AIC) has consisted in applying certain AI tools to different **software** or **hardware** problems in Cybersecurity.

- The techniques for AIC may be initiated in this area or stem from other areas/applications and adapted for AIC based on the requirements.

- A branch of AI that has been connected with computer security (part of Cybersecurity) from relatively early days is automated reasoning, particularly as applied to programs and systems.
  - ✓ It was used in creating pattern matching tools that alert analysts to the security issues in their network.
  - ✓ The tools can outpace the ability of human analysts in responding.
  - ✓ More automation is needed in all aspects of Cybersecurity using AI technology.

- AI can reduce the execution time of attacks/defenses while increase their effectiveness and strengths.
  - ✓ The mechanism of attacks/defenses expand from intelligent agents acting humanly to thinking humanly.

- **What problems in Cybersecurity aspects of hardware can be resolved using AI technology?**

# AIC: AI in Hardware Security (HS)

- Hardware security remains an interesting area of study, given the importance of hardware in securing systems (for example, as the root of trust) along with securing the hardware platform itself.

- Research in hardware security spans many facets, including understanding and mitigating vulnerabilities in the integrated circuit (IC) supply chain; counteracting overbuilding, counterfeiting, or reverse-engineering effort; side-channel attacks; and Hardware Trojans.

- The goal is applying AI and machine/deep learning (DL) throughout electronic design, from the system-level, through logic-level design, physical design, and test and validation.

- As AI and DL continues to mature, their impact on various domains continues to grow, including hardware design and computing platforms applications.

- Defenders can use AI and DL with hardware-based observations to build models of an IC's operation for attack detection (in terms of software, hardware, and environmental conditions).

- Attackers can use AI and DL to extract sensitive information from an IC, breaking trust assumptions in hardware security.

- **What problems in AI-based hardware security is in the interest of UF FICS Research and their ongoing projects?**

# AIC: AI in Physical Inspection of Electronics (PIE)

- The globalization of the semiconductor industry and outsourcing of Integrated Circuit (IC) fabrication to offshore foundries raises certain challenges for the electronics supply chain:
  - ✓ Prevalence of counterfeit electronics.
  - ✓ Ease of cloning and reverse engineering.
  - ✓ Insertion of hardware Trojans.
  - ✓ Development of advanced physical attacks.
  - ✓ Less known or unknown defects and failures.
  - ✓ Less efficiency and applicability of traditional testing methods.

- The physical inspection techniques:
  - ✓ Examine the IC package exterior and interior.
  - ✓ Range from simple visual inspection to high-tech imaging solutions.

- How to do intelligent calibration of all the microscopy instruments in imaging electronics chips?

- How to make automating the inspection and defect/failure/infection detection process feasible using intelligent microscopy, image processing, computer visions, as well as deep learning algorithms?

- **How do we do physical inspection of electronic components and apply it into the area of hardware security? What facilities do we use? What AI techniques do we apply?**

# AI-PIE: Facilities at UF FICS Research

- **ORION NanoFab**
  - ✓ A multi-ion column system including Helium and Neon that provides a complete sub-10 nanometer nano-fabrication and sub-nanometer imaging solution for research in a wide range of applications.
  - ✓ Great imaging resolution with Helium ion is 0.5 nm, which is not achievable by regular Ga ion Focused Ion Beam (FIB) or scanning electron microscopy (SEM).
  - ✓ Including NanoPatterning and Visualization Engine (NVPE) – an integrated hardware and software control system.
  - ✓ NVPE incorporates a dedicated 16 bit scan generator for each NanoFab column and dual signal acquisition hardware supporting real-time advanced patterning and visualization.



- **PHEMOS-1000**
  - ✓ A high-resolution optical emission microscope in near infrared (NIR) spectrum that localizes failures in semiconductor devices by detecting the light emissions caused by semiconductor device defects.
  - ✓ Its laser scan system allows acquiring high-resolution pattern images.
  - ✓ Different types of detectors are available for various analysis techniques, such as photon emission analysis (PEM), electro-optical probing (EOP), and OBIRCH analysis.
  - ✓ Deployable for reverse-engineering of integrated circuits (ICs) from the backside of the package.

# AI-PIE: Conventional PIE in Hardware Security

- **Conventional PIE**: The examination and verification of various hardware information (e.g. their *physical patterns*, *connectivities*, and *functionalities*) from their SEM images.
    - ✓ Valuable for other applications such as intellectual property (IP) protection, competitive analysis, and etc.
    - ✓ Infeasible for manual analysis due to the large number of circuit elements involved.
    - ✓ The automated or semi-automated image analysis methods based on classical image processing techniques or conventional automation systems exist which can partially alleviate the burden of manual analysis.
    - ✓ *Challenges*:
        - • Slow, inaccurate in the presence of noise, and incomplete.
        - • Require large amount of human intervention.
        - • The nature of images obtained from nanoscale ICs are inherently unique and challenging.
            - ❖ *Highly repetitive features*, *process variation effects*, and *the lack of adequate images from ICs with different technology nodes and vendors.*

    - ✓ **What is the solution for these challenges?**

# AI-PIE: Emerging AI-Based PIE for HS

- **Novel AI-based PIE**
  - ✓ Emerging AI/DL-based image analysis framework for hardware assurance of ICs.
    - Examine and verify various hardware information from analyzing its SEM images.
    - Heavy use of AI/DL-based methods at all essential steps of the analysis.
    - Fundamentally new approaches and algorithms for detecting and analyzing complex SEM image features of ICs and make accurate decisions.
    - Reduce the inspection time of modern ICs down to only *few hours* from *months* and improve accuracy significantly.
    - Fast on parallel hardware, accurate against noises, and can automate tasks that were previously performed mainly manually.
    - Make the designs fully on-chip testable with engagement of deep learning methods.
    - Introducing computer vision models into the context of physical inspection of electronics.
    - Scan and authenticate the entire IC with a superlative system performance.
    - Recognition of cells within an IC design (i.e. **genuine**, **defective**, and **malicious**) intelligently and efficiently.
    - Detection of hardware Trojans with high confidence.
    - Incorporate different technologies into this context, such as *grid-type region-based computing, in-memory computing, adversarial learning, transfer learning, reinforcement learning, and hardware accelerators.*

- **What are the state-of-the-art techniques in the AI-based PIE for HS?**

- **Here, there is a DL-based image analysis system for hardware assurance of digital ICs based on <u>stack of information and attributes</u> extracted from IC layout.**

- **Examine and verify various hardware information from analyzing the SEM images of an IC.**

- **<u>Reduction in time</u>, <u>more acceleration in model retraining</u>, and <u>improvement in system accuracy</u>.**

- **It demonstrates the <u>effectiveness of using synthetic data</u> to train a model.**

- <u>Stitch the images</u> using <u>classical phase correlation</u> method for **creating high-resolution** images.
    - ✓ <u>Checking the stitching results</u> using a <u>DL-based method</u>.
    - ✓ A *DL-based object detection model* to <u>detect any *misalignment*</u> *as a result of noise* induced improper stitching.
    - ✓ Any *unwanted misalignment* may lead to <u>errors in the subsequent analysis</u> steps.



An illustration of the many layers in a digital IC relevant to hardware assurance (left): metal layers for routing and polysilicon layer with standard cells, and their respective sample SEM images (right).



Our proposed DL-based image analysis framework for hardware assurance of digital ICs.

- To <u>detect misalignment</u>, implementing a reported <u>Faster Region-Based Convolutional Neural Networks (R-CNN)</u> <u>object detection model</u> with ResNet-50 backbone.

- Developing a <u>fully automated training data preparation</u> <u>method for detecting misalignment</u>, where <u>randomly cropping image patches from a SEM image</u>, and then <u>cutting and shifting part of the image patch</u> to create synthetic misalignments for training.
  - ✓ Generate <u>large amount of training data</u> in a short time.

- The misalignment detection model may need to be re-trained on a new set of SEM images if they appear different due to difference in technology, sample preparation method, or imaging process.

- Perform <u>feature extraction</u> using entirely <u>DL-based methods</u>.

- Using a <u>DL-based object detection model</u> to <u>detect standard cells</u> from the polysilicon layer and <u>DL-based semantic segmentation models</u> to <u>segment vias and metal lines</u> from the metal layers.



An illustration of the many layers in a digital IC relevant to hardware assurance (left): metal layers for routing and polysilicon layer with standard cells, and their respective sample SEM images (right).



Our proposed DL-based image analysis framework for hardware assurance of digital ICs.

# AI-PIE-HS : Technique [1] - C

- The <u>contacts from the polysilicon layer</u> may also need to be segmented for the subsequent <u>image stacking step</u> and can be implemented using the same <u>segmentation model</u> as for <u>via segmentation</u>.

- Implement the same reported <span style="color:red">Faster R-CNN model with ResNet-50 backbone</span> as the one used earlier for <u>misalignment detection</u> to <u>detect standard cells</u>.

- Randomly <u>crop image patches from a SEM image</u>, and then <u>select and paste standard cells onto the image patch</u> to <span style="color:blue">create synthetic data for training</span>.

- To <span style="color:green">segment vias and metal lines</span>, implementing <u>two reported Fully Connected Network (FCN) models</u> with VGG-16 backbone.



Sample DL-based standard cell detection result: multiple instances of a standard cell (in this case, a flip-flop) in the input image (left) were correctly identified by our DL model and annotated with yellow bounding boxes (right)



Sample DL-based stacking movement regression result: stacking movements (in terms of horizontal and vertical movements) in the input image (left) were correctly estimated by our DL model and after stacking movements all vias from the lower layer were aligned properly with the metal lines from the upper layer (right)

- Develop a semi-automated method in preparing the training data for segmenting vias and metal lines, where we first employ classical image processing methods to segment vias and metal lines and correct any resulting errors manually.
  - ✓ Use this data as the training data to train our models.
  - ✓ This semi-automated training data preparation method greatly reduces the manual effort required in preparing the ground truth of training data.

- Scale and stack the feature images extracted from each layer together.
  - ✓ Perform local stacking movement using a DL-based method.

- A DL-based regression model using VGG-16 backbone to estimate the necessary stacking movements from the stacked feature images and move the layers accordingly to align all the connection points.



Sample DL-based standard cell detection result: multiple instances of a standard cell (in this case, a flip-flop) in the input image (left) were correctly identified by our DL model and annotated with yellow bounding boxes (right)



Sample DL-based stacking movement regression result: stacking movements (in terms of horizontal and vertical movements) in the input image (left) were correctly estimated by our DL model and after stacking movements all vias from the lower layer were aligned properly with the metal lines from the upper layer (right)

- The **shape deformations on a fabricated IC** due to the imperfect lithography and etch processes often **cause IC defects** (e.g., thin wires or broken wires).

- Developing a **pre-simulation tool** to compensate for the <u>shape distortions</u> caused by the lithography and etch processes.

- A **deep learning-based data-driven framework** consisting of **two** convolutional neural networks:
  i. **LithoNet**
     - ✓ <u>**Learns** the shape correspondence</u> between **paired training images**, IC layout designs and their fabricated IC SEM images.
     - ✓ <u>**Predicts** the shape **deformations/distortions/alterations**</u> on <u>a circuit layout</u> due to IC fabrication.
     - ✓ <u>**Generates** a simulation result</u> for fabricated design.
  ii. **OPCNet**
     - ✓ <u>**Learns** a **mask optimization model**</u> without ground-truth <u>OPC-based corrected masks</u> based on an input-output consistency loss model.



Relationship among optical proximity correction (OPC) simulation, circuit verification on an SEM image, and the method. The OPC step, highlighted by the red dashed lines, suggests modifications of a layout mask so that the fabricated IC could have nearly the same shape as the original layout pattern. The proposed LithoNet and its applications are highlighted by purple contours.



Two scenarios utilizing the proposed **LithoNet** and **OPCNet**: (a) A stand-alone LithoNet, and (b) A cascaded **LithoNet-OPCNet** network.



**LithoNet Framework**: Block diagram of the proposed two-step framework for cross-domain image to-image translation. The upper step adopts CycleGAN to transfer the training SEM images to obtain ground-truth labels. LithoNet then estimates the deformation maps between input layout patterns and their corresponding labels.

- A **deep learning-based data-driven framework** consisting of **two** convolutional neural networks:
  i. **OPCNet**
     ✓ <u>**Predicts**</u> the <u>**masks**</u> whose lithography simulation images can be matched with the expected layout.
     ✓ <u>**Suggests**</u> <u>IC layout corrections</u> to compensate for such shape deformations.

- The **LithoNet-OPCNet** framework can not only predict the <u>shape of a fabricated IC</u> from its layout pattern, but also suggests a <u>layout correction</u> according to the consistency between the <u>predicted shape</u> and the <u>given layout.</u>

- **LithoNet** Description
  ✓ It is a <u>CNN-based lithography simulator</u>.
  ✓ Takes the wafer fabrication parameters as a <u>latent vector</u> to <u>model the parametric product variations</u> that can be inspected on <u>SEM images</u>.
  ✓ Consists of a Cycle GAN-based domain transfer network and a deformation prediction network.



Relationship among optical proximity correction (OPC) simulation, circuit verification on an SEM image, and the method. The OPC step, highlighted by the red dashed lines, suggests modifications of a layout mask so that the fabricated IC could have nearly the same shape as the original layout pattern. The proposed LithoNet and its applications are highlighted by purple contours.



Two scenarios utilizing the proposed **LithoNet** and **OPCNet**: (a) A stand-alone LithoNet, and (b) A cascaded **LithoNet-OPCNet** network.



**LithoNet Framework**: Block diagram of the proposed two-step framework for cross-domain image to-image translation. The upper step adopts CycleGAN to transfer the training SEM images to obtain ground-truth labels. LithoNet then estimates the deformation maps between input layout patterns and their corresponding labels.

- **LithoNet** Description
  - ✓ Designed to learn how an IC fabrication process deforms the shape contours of a layout pattern.
  - ✓ Learns the shape correspondences between pairs of layout design patterns and their SEM images of the product wafer.
  - ✓ Simulates the fabrication process to predict the shape deformation for further virtual metrology applications based on:
    - i. A given layout.
    - ii. A set of fabrication parameters.
  - ✓ Predicts the contour shapes by learning the pixel-wise shape correspondence between every paired layout and SEM images.



Comparison of the input layout patterns, the predicted deformation maps, the predictions of fabricated IC shapes based on the deformation maps, and the ground-truths of fabricated IC shapes extracted from their associated SEM images.

- **OPCNet** Description
  - ✓ Traditional **optical proximity correction (OPC)** methods used to suggest a correction on a lithographic photomask is computationally expensive.

- **OPCNet** Description
  - ✓ It is a <u>CNN-based photomask corrector</u>.
  - ✓ The **OPCNet** <u>mimics the **OPC** procedure and efficiently generates a corrected photomask</u> by <u>collaborating with **LithoNet**</u> to examine if the shape of <u>a fabricated circuit optimally</u> matches its <u>original layout design</u>.
  - ✓ The **OPCNet** is trained and build its knowledge without ground-truth **OPC-based corrected** masks based on an input-output consistency loss model.
  - ✓ In the mask optimization problem, **OPCNet** can correctly predict the mask desirable to achieve the <u>expected layout</u>.

- In the <u>lithography simulation issue</u>, the system <u>outperforms</u> existing <u>image-to-image translation</u> schemes and the <u>standard compact model-based simulation</u>.



**Comparison of the input layout patterns, the predicted deformation maps, the predictions of fabricated IC shapes based on the deformation maps, and the ground-truths of fabricated IC shapes extracted from their associated SEM images.**

- **SEM images** play an essential role in the analysis and evaluation of the defects of the circuit in advanced integrated circuit manufacturing.

- The **image generation method** is a useful mean to solve the insufficiency of wafer SEM images due to the high cost of getting a large number of labeled SEM images.

- Here, there is an algorithm based on **conditional generative adversarial network (cGANs)** for SEM image generation.
  - ✓ The model used for the cGAN is based on the Pix2Pix model.

- A *Sobel operator* is used to calculate the gradient information of images to guide the discriminator.

- Apply **two discriminators** to discriminate images of different resolutions.



**The framework of algorithm for wafer SEM image generation.**



**DualGAN      Pix2Pix      Pix2PixHD      [3]      Ground truth**

- Wasserstein distance and smooth L1 loss functions are applied to accelerate network convergence.

- Able to **learn** to **mimic** the distribution of wafer SEM image data effectively.

- The system generates great quality images.

- Improvement in 1-Nearest-Neighbour (1-NN) classification score in compare to other data generation methods.

- Alleviation of the shortage of wafer SEM images with realistic look samples and consistent with the requirement of high-dimensional features in the original samples.



**The framework of algorithm for wafer SEM image generation.**



**DualGAN    Pix2Pix    Pix2PixHD    [3]    Ground truth**

- **IC's Authenticity** is determined according to the status of its logical blocks.

- **General Computing Process** for this system is defined as:
  - ✓ **Gridding** for regions of interest extraction.
  - ✓ **Block detection** in the extracted regions.
  - ✓ **Analyzing** the detected blocks based on their attributes (e.g. *shape, location, width, and length*).
  - ✓ **Recognizing** detected blocks.
  - ✓ **Assessing** the blocks validity based on the recognition and the analysis reports, and flag possible Trojans.

- Nanoscale dimensions of logic cells and hardware Trojans in addition to the noise in IC images pose *unique challenge* to image processing and visual inspection.

- Leveraging the traditional and modern computer vision (CV) algorithms to address image classification challenges belonging to PIE is a new research direction to study.

**Computing Process**
1. *Image Processing*: The grid-type regions from each sample are extracted and their images are processed.
2. *Block Detection*: The blocks are detected in every region.
3. *Block Analysis*: The blocks from every region are analyzed.
4. *Block Recognition*: The blocks from every region are recognized.
5. *Decision Making*: The validity of the the blocks is assessed and a Hardware Trojan is flagged if it exists.



*Grid-Type Region-Based Comparison of IC Blocks for Hardware Trojan Detection*

An abstract visualization of the proposing system for block detection and recognition of the ICs and their physical assurance.

- **Hardware Trojans** are identifiable through the unique features, attributes, and other properties of the IC objects/cells as well as their dimensions.

**Computing Process**

1. *Image Processing*: The grid-type regions from each sample are extracted and their images are processed.
2. *Block Detection*: The blocks are detected in every region.
3. *Block Analysis*: The blocks from every region are analyzed.
4. *Block Recognition*: The blocks from every region are recognized.
5. *Decision Making*: The validity of the the blocks is assessed and a Hardware Trojan is flagged if it exists.

- The **unique features and properties to extract from an IC SEM image** should represent variations in the *fabrication process, defects, dimensions, noise, and common distortions* in order to achieve a more **accurate recognition and classification**.

- The knowledge of analyzing **repetitive structures** in an IC SEM image must be incorporated in feature extraction and recognition computations.



*Grid-Type Region-Based Comparison of IC Blocks for Hardware Trojan Detection*

- Due to the advancements of "**object detection**" and "**recognition**" methods, they are promising methods for physical assurance.

An abstract visualization of the proposing system for block detection and recognition of the ICs and their physical assurance.

- Any *emerging method in different applications* including face detection, pedestrian detection, and vehicle detection can be introduced as a **baseline framework** for the **IC physical assurance**.

- A **CV-based system for physical assurance/inspection** can be built based on:
  - ✓ The **logic cells** are extracted in the **detection phase**.
  - ✓ The **detected cells** are analyzed in terms of their shape and structure in the **recognition phase**.
  - ✓ Logic cells are distinguishable objects based on their patterns and structures, location, shape, and dimensions.

- So, there is need in **developing** a novel **object detection and recognition system** for this problem, where the **objects** are logical blocks (i.e. logical gates/cells) and their **status** (i.e. **authentic, defective, and malicious**) is discovered based on the detection and recognition computing processes.

- **The system** needs to satisfy **a number of requirements**:
  - a) Low execution time and high performance operation.
  - b) Able to detect blocks of different shapes and at every location on the IC images.

**Computing Process**
1. *Image Processing*: The grid-type regions from each sample are extracted and their images are processed.
2. *Block Detection*: The blocks are detected in every region.
3. *Block Analysis*: The blocks from every region are analyzed.
4. *Block Recognition*: The blocks from every region are recognized.
5. *Decision Making*: The validity of the the blocks is assessed and a Hardware Trojan is flagged if it exists.



*Grid-Type Region-Based Comparison of IC Blocks for Hardware Trojan Detection*

An abstract visualization of the proposing system for block detection and recognition of the ICs and their physical assurance.

- **The system** needs to satisfy **a number of requirements**:
  - c) Great capability in **feature extraction** and understanding.
  - d) Novel methods for **understanding data samples**, **preprocessing**, **pruning**, and **utilizing** them in detection and recognition.
  - e) **Discard or recover** the blocks with damages.
  - f) **Generate synthetic data** using an image-to-image translation system that helps overcome data shortage.
  - g) Highly **accurate and trusted recognition**.
  - h) Demonstrating **desirable functionality and performance** based on the state-of-the-art measures.

- The **general architecture of the system** includes two major sections:
  - i. Image Acquisition.
  - ii. Block Detection and Classification/Recognition System.



The general system architecture for block detection and recognition of the ICs and their physical assurance.

- The **block detection and recognition system** includes **five major parts** including:
  1. **Image processing**.
     - The synthetic image generation unit is considered inside the image processing unit.
  2. **Block detection**.
  3. **Block analysis**.
  4. **Block recognition**.
  5. **Recognition assessment and decision-making**.

- The outcome of these major parts is **discovering addition, deletion, or change of blocks** as well as **flagging the existence of hardware Trojan** in the IC.



The general system architecture for block detection and recognition of the ICs and their physical assurance.

# Wrap-up

- **Application of AI in Cybersecurity** includes having security-based methods developed for both software and hardware platforms.

- **AI** can help both **attackers** and **defenders** in Cybersecurity by increasing their **strength** and making them **smart**.

- **AI** is applicable into different parts of the **security of hardware**, from the system-level, through logic-level design, physical design, and test and validation.

- Using **AI** in physical inspection of electronic devices provides intelligent examination of IC package.

- **AI-based PIE** can engage various technologies (including in-memory computing, **computer vision**, **deep learning**, transfer learning, and **reinforcement learning**) in order to improve the assessment of hardware status.

- We studied an AI-based hardware assurance system that operates based on stack of information and attributes extracted from IC layout.

- We reviewed a deep learning-based pre-simulation tool for predicting and correcting distortions in the fabricated ICs.

- We discussed the design of a synthetic IC SEM image generation system with having conditional GAN as the baseline.

- We talked about an IC inspection system that performs hardware-based object detection and recognition on IC SEM image.

# References

[1] Lin, T, Shi, Y, Shu, N, Cheng, D, Hong, X, Song, J, and Gwee, B.H., 2020. Deep Learning-Based Image Analysis Framework for Hardware Assurance of Digital Integrated Circuits.

[2] Shao, H.C., Peng, C.Y., Wu, J.R., Lin, C.W., Fang, S.Y., Tsai, P.Y. and Liu, Y.H., 2020. From IC Layout to Die Photo: A CNN-Based Data-Driven Approach. *arXiv preprint arXiv:2002.04967*.

[3] Du, H. and Shi, Z., 2020, April. Wafer SEM Image Generation with Conditional Generative Adversarial Network. In *Journal of Physics: Conference Series* (Vol. 1486, p. 022041).