Applications of Artificial Intelligence in Cybersecurity

Instructor: Dr. Navid Asadi Presenter: Shayan (Sean) Taheri

Florida Institute for Cybersecurity (FICS) Research Electrical and Computer Engineering Department University of Florida (UF)











All Rights Reserved







All Rights Reserved

Artificial Intelligence (AI) in Cybersecurity



- Typical use of AI in Cybersecurity (AIC) has consisted in applying certain AI tools to different software or hardware problems in Cybersecurity.
- The techniques for AIC may be initiated in this area or stem from other areas/applications and adapted for AIC based on the requirements.
- A branch of <u>AI that has been connected with computer security</u> (part of Cybersecurity) from relatively early days is <u>automated reasoning</u>, particularly as applied to programs and systems.



- ✓ It was used in creating pattern matching tools that alert analysts to the security issues in their network.
- \checkmark The tools can <u>outpace the ability of human analysts</u> in responding.
- ✓ More automation is needed in all aspects of Cybersecurity using AI technology.
- AI can reduce the execution time of attacks/defenses while increase their effectiveness and strengths.
 - ✓ The mechanism of attacks/defenses expand from intelligent agents acting humanly to thinking humanly.
- What problems in Cybersecurity aspects of hardware can be resolved using AI technology?



AIC: AI in Hardware Security (HS)

- Hardware security remains an interesting area of study, given the importance of hardware in securing systems (for example, as <u>the root of trust</u>) along with securing the hardware platform itself.
- Research in <u>hardware security spans</u> many facets, including understanding and mitigating vulnerabilities in the integrated circuit (IC) supply chain; counteracting overbuilding, counterfeiting, or reverse-engineering effort; side-channel attacks; and Hardware Trojans.



- The goal is applying AI and machine/deep learning (DL) throughout electronic design, from the system-level, through logic-level design, physical design, and test and validation.
- As AI and DL continues to mature, their impact on various domains continues to grow, including hardware design and computing platforms applications.
- Defenders can use AI and DL with hardware-based observations to build models of an IC's operation for attack detection (in terms of software, hardware, and environmental conditions).
- Attackers can use AI and DL to extract sensitive information from an IC, breaking trust assumptions in hardware security.
- What problems in AI-based hardware security is in the interest of UF FICS Research and their ongoing projects?
 All Rights Reserved



AIC: AI in Physical Inspection of Electronics (PIE)



- ✓ Prevalence of counterfeit electronics.
- \checkmark Ease of cloning and reverse engineering.
- \checkmark Insertion of hardware Trojans.
- ✓ Development of advanced physical attacks.
- \checkmark Less known or unknown defects and failures.
- $\checkmark\,$ Less efficiency and applicability of traditional testing methods.
- The <u>physical inspection techniques</u>:
 - \checkmark Examine the <u>IC package exterior and interior</u>.
 - \checkmark Range from <u>simple visual inspection</u> to <u>high-tech imaging solutions</u>.
- How to do intelligent calibration of all the microscopy instruments in <u>imaging electronics chips</u>?
- How to make automating the inspection and defect/failure/infection detection process feasible using intelligent microscopy, image processing, computer visions, as well as deep learning algorithms?
- How do we do physical inspection of electronic components and apply it into the area of hardware security? What facilities do we use? What AI techniques do we apply?





All Rights Reserved

AI-PIE: Facilities at UF FICS Research

ORION NanoFab

- ✓ A multi-ion column system including Helium and Neon that provides a <u>complete sub-10</u> <u>nanometer nano-fabrication and sub-nanometer imaging solution</u> for research in a wide range of applications.
- ✓ Great imaging resolution with Helium ion is 0.5 nm, which is not achievable by regular Ga ion Focused Ion Beam (FIB) or scanning electron microscopy (SEM).
- ✓ Including NanoPatterning and Visualization Engine (NVPE) an integrated hardware and software control system.
- ✓ NVPE incorporates a dedicated 16 bit scan generator for each NanoFab column and dual signal acquisition hardware <u>supporting real-time advanced patterning and visualization</u>.

• **PHEMOS-1000**

- ✓ A high-resolution optical emission microscope in near infrared (NIR) spectrum that <u>localizes failures in semiconductor devices</u> by <u>detecting the light emissions</u> caused by semiconductor device defects.
- ✓ Its laser <u>scan system</u> allows <u>acquiring high-resolution pattern images</u>.
- ✓ <u>Different types of detectors are available</u> for various analysis techniques, such as photon emission analysis (PEM), electro-optical probing (EOP), and OBIRCH analysis.
- <u>Deployable for reverse-engineering</u> of integrated circuits (ICs) from the backside of the package.







AI-PIE: Conventional PIE in Hardware Security



- Conventional PIE: The examination and verification of various
 <u>hardware information</u> (e.g. their *physical patterns*, *connectivities*, and *functionalities*) from their SEM images.
 - ✓ Valuable for other applications such as <u>intellectual property (IP)</u> protection, competitive analysis, and etc.
 - ✓ Infeasible for <u>manual analysis</u> due to the <u>large number of circuit</u> elements involved.



- ✓ The <u>automated or semi-automated image analysis methods</u> based on <u>classical image processing techniques or conventional automation systems</u> exist which can <u>partially alleviate the burden of manual analysis</u>.
- ✓ <u>Challenges</u>:
 - Slow, inaccurate in the presence of noise, and incomplete.
 - Require large amount of human intervention.
 - The nature of images obtained from nanoscale ICs are inherently unique and challenging.
 - Highly repetitive features, process variation effects, and the lack of adequate images from ICs with different technology nodes and vendors.
- ✓ What is the solution for these challenges?



AI-PIE: Emerging AI-Based PIE for HS



Novel AI-based PIE

- ✓ Emerging AI/DL-based image analysis framework for <u>hardware assurance of ICs</u>.
 - Examine and verify various hardware information from analyzing its SEM images.
 - <u>Heavy use of AI/DL-based methods</u> at all essential steps of the analysis.
 - Fundamentally <u>new approaches and algorithms</u> for <u>detecting and analyzing complex SEM image features of ICs</u> and <u>make accurate decisions</u>.
 - <u>Reduce the inspection time of modern ICs down</u> to only *few hours* from *months* and improve accuracy significantly.
 - Fast on <u>parallel hardware</u>, <u>accurate against noises</u>, and can <u>automate tasks that were previously performed</u> <u>mainly manually</u>.
 - Make the <u>designs fully on-chip testable</u> with <u>engagement of deep learning methods</u>.
 - Introducing <u>computer vision models</u> into the <u>context of physical inspection of electronics</u>.
 - <u>Scan and authenticate the entire IC</u> with a superlative system performance.
 - <u>Recognition of cells within an IC design</u> (i.e. genuine, defective, and malicious) intelligently and efficiently.
 - Detection of <u>hardware Trojans with high confidence</u>.
 - Incorporate <u>different technologies into this context</u>, such as *grid-type region-based computing*, *in-memory computing*, *adversarial learning*, *transfer learning*, *reinforcement learning*, *and hardware accelerators*.
- What are the state-of-the-art techniques in the AI-based PIE for HS?



AI-PIE-HS: Technique [1] - A

- Here, there is a DL-based image analysis system for hardware assurance of digital ICs based on <u>stack of information and attributes</u> extracted from IC layout.
- Examine and verify various hardware information from analyzing the SEM images of an IC.
- <u>Reduction in time</u>, <u>more acceleration in model retraining</u>, and <u>improvement</u> <u>in system accuracy</u>.
- It demonstrates the <u>effectiveness of using synthetic data</u> to train a model.
- <u>Stitch the images</u> using <u>classical phase correlation</u> method for <u>creating high-resolution</u> images.
 - Checking the stitching results using a <u>DL-based method</u>.
 - A DL-based object detection model to detect any misalignment as a result of noise induced improper stitching.
 - Any *unwanted misalignment* may lead to <u>errors in the subsequent analysis</u> steps.





An illustration of the many layers in a digital IC relevant to hardware assurance (left): metal layers for routing and polysilicon layer with standard cells, and their respective sample SEM images (right).





AI-PIE-HS: Technique [1] - B

- To <u>detect misalignment</u>, implementing a reported <u>Faster Region-Based</u>
 Convolutional Neural Networks (R-CNN) <u>object detection model</u> with ResNet-50 backbone.
- Developing a <u>fully automated training data preparation method for detecting</u> <u>misalignment</u>, where <u>randomly cropping image patches from a SEM image</u>, and then <u>cutting and shifting part of the image patch</u> to create synthetic misalignments for training.
 - ✓ Generate <u>large amount of training data</u> in a short time.
- The misalignment detection model may need to be re-trained on a new set of SEM images if they appear different due to difference in technology, sample preparation method, or imaging process.
- Perform <u>feature extraction</u> using entirely <u>DL-based methods</u>.
- Using a <u>DL-based object detection model</u> to <u>detect standard cells</u> from the polysilicon layer and <u>DL-based semantic segmentation models</u> to <u>segment vias</u> <u>and metal lines</u> from the metal layers.

All Rights Reserved



An illustration of the many layers in a digital IC relevant to hardware assurance (left): metal layers for routing and polysilicon layer with standard cells, and their respective sample SEM images (right).





AI-PIE-HS : Technique [1] - C

- The <u>contacts from the polysilicon layer</u> may also need to be segmented for the subsequent <u>image stacking step</u> and can be implemented using the same <u>segmentation model</u> as for <u>via segmentation</u>.
- Implement the same reported <u>Faster R-CNN model with ResNet-50 backbone</u> as the one used earlier for <u>misalignment detection</u> to <u>detect standard cells</u>.
- Randomly crop image patches from a SEM image, and then select and paste standard cells onto the image patch to create synthetic data for training.
- To segment vias and metal lines, implementing two reported Fully Connected Network (FCN) models with VGG-16 backbone.



Sample DL-based standard cell detection result: multiple instances of a standard cell (in this case, a flip-flop) in the input image (left) were correctly identified by our DL model and annotated with yellow bounding boxes (right)



Sample DL-based stacking movement regression result: stacking movements (in terms of horizontal and vertical movements) in the input image (left) were correctly estimated by our DL model and after stacking movements all vias from the lower layer were aligned properly with the metal lines from the upper layer (right)



AI-PIE-HS : Technique [1] - D



- Develop a <u>semi-automated method</u> in <u>preparing the training data</u> for segmenting vias and metal lines, where we first employ <u>classical image processing methods</u> to segment vias and metal lines and <u>correct any resulting errors</u> manually.
 - \checkmark Use this data as the training data to <u>train our models</u>.
 - ✓ This <u>semi-automated training data preparation method</u> greatly reduces the manual effort required in preparing the ground truth of training data.
- Scale and stack the feature images extracted from each layer together.
 ✓ Perform local stacking movement using a <u>DL-based method</u>.
- A DL-based regression model using VGG-16 backbone to estimate the <u>necessary</u> stacking movements from the <u>stacked feature images</u> and <u>move the layers</u> <u>accordingly</u> to <u>align all the connection points</u>.



Sample DL-based standard cell detection result: multiple instances of a standard cell (in this case, a flip-flop) in the input image (left) were correctly identified by our DL model and annotated with yellow bounding boxes (right)



Sample DL-based stacking movement regression result: stacking movements (in terms of horizontal and vertical movements) in the input image (left) were correctly estimated by our DL model and after stacking movements all vias from the lower layer were aligned properly with the metal lines from the upper layer (right)



AI-PIE-HS : Technique [2] - A

- The shape deformations on a fabricated IC due to the imperfect lithography and etch processes often cause IC defects (e.g., thin wires or broken wires).
- Developing a pre-simulation tool to compensate for the <u>shape</u> <u>distortions</u> caused by the lithography and etch processes.
- A deep learning-based data-driven framework consisting of two convolutional neural networks:
 - i. LithoNet
 - ✓ Learns the shape correspondence between paired training images, IC layout designs and their fabricated IC SEM images.
 - ✓ <u>Predicts the shape deformations/distortions/alterations on</u> <u>a circuit layout</u> due to IC fabrication.
 - ✓ <u>Generates a simulation result</u> for fabricated design.
 - ii. OPCNet
 - Learns a mask optimization model without ground-truth OPC-based corrected masks based on an input-output consistency loss model.
 All Rights Reserved





Relationship among optical proximity correction (OPC) simulation, circuit verification on an SEM image, and the method. The OPC step, highlighted by the red dashed lines, suggests modifications of a layout mask so that the fabricated IC could have nearly the same shape as the original layout pattern. The proposed LithoNet and its applications are highlighted by purple contours.



Two scenarios utilizing the proposed LithoNet and OPCNet: (a) A stand-alone LithoNet, and (b) A cascaded LithoNet-OPCNet network.



LithoNet Framework: Block diagram of the proposed two-step framework for cross-domain image to-image translation. The upper step adopts CycleGAN to transfer the training SEM images to obtain ground-truth labels. LithoNet then estimates the deformation maps between input layout patterns and their corresponding labels.

AI-PIE-HS : Technique [2] - B

- A deep learning-based data-driven framework consisting of two convolutional neural networks:
 - i. OPCNet
 - Predicts the masks whose lithography simulation images can be matched with the expected layout.
 - <u>Suggests IC layout corrections</u> to compensate for such shape deformations.
- The LithoNet-OPCNet framework can not only predict the <u>shape of</u> <u>a fabricated IC</u> from its layout pattern, but also suggests a <u>layout</u> <u>correction</u> according to the consistency between the <u>predicted shape</u> and the <u>given layout</u>.
- LithoNet Description
 - ✓ It is a <u>CNN-based lithography simulator</u>.
 - Takes the wafer fabrication parameters as a <u>latent vector</u> to <u>model</u> <u>the parametric product variations</u> that can be inspected on <u>SEM</u> <u>images</u>.
 - Consists of a Cycle GAN-based domain transfer network and a deformation prediction network.
 All Rights Reserved



Relationship among optical proximity correction (OPC) simulation, circuit verification on an SEM image, and the method. The OPC step, highlighted by the red dashed lines, suggests modifications of a layout mask so that the fabricated IC could have nearly the same shape as the original layout pattern. The proposed LithoNet and its applications are highlighted by purple contours.



Two scenarios utilizing the proposed LithoNet and OPCNet: (a) A stand-alone LithoNet, and (b) A cascaded LithoNet-OPCNet network.



LithoNet Framework: Block diagram of the proposed two-step framework for cross-domain image to-image translation. The upper step adopts CycleGAN to transfer the training SEM images to obtain ground-truth labels. LithoNet then estimates the deformation maps between input layout patterns and their corresponding labels.



AI-PIE-HS : Technique [2] - C

LithoNet Description

- ✓ Designed to learn <u>how an IC fabrication process deforms</u> the <u>shape contours of a layout pattern</u>.
- ✓ Learns <u>the shape correspondences</u> between <u>pairs of layout</u> <u>design patterns and their SEM images</u> of the <u>product</u> <u>wafer</u>.
- Simulates the <u>fabrication process</u> to predict the <u>shape</u> <u>deformation</u> for further <u>virtual metrology applications</u> based on:
 - i. A given <u>layout</u>.
 - ii. A set of <u>fabrication parameters</u>.
- Predicts the contour shapes by learning the pixel-wise shape correspondence between every paired layout and <u>SEM images</u>.
- **OPCNet** Description
 - ✓ Traditional optical proximity correction (OPC) methods used to suggest <u>a correction on a lithographic photomask</u> is computationally expensive.



Comparison of the input layout patterns, the predicted deformation maps, the predictions of fabricated IC shapes based on the deformation maps, and the ground-truths of fabricated IC shapes extracted from their associated SEM images.



AI-PIE-HS : Technique [2] - D

OPCNet Description

- ✓ It is a <u>CNN-based photomask corrector</u>.
- The OPCNet mimics the OPC procedure and efficiently generates a corrected photomask by collaborating with LithoNet to examine if the shape of <u>a fabricated circuit</u> optimally matches its <u>original layout design</u>.
- The OPCNet is trained and build its knowledge without ground-truth OPC-based corrected masks based on an input-output consistency loss model.
- ✓ In the mask optimization problem, OPCNet can correctly predict the mask desirable to achieve the <u>expected layout</u>.
- In the <u>lithography simulation issue</u>, the system <u>outperforms</u> <u>existing image-to-image translation</u> schemes and the <u>standard</u> <u>compact model-based simulation</u>.



Comparison of the input layout patterns, the predicted deformation maps, the predictions of fabricated IC shapes based on the deformation maps, and the ground-truths of fabricated IC shapes extracted from their associated SEM images.





AI-PIE-HS : Technique [3] - A

- SEM images play <u>an essential role in the analysis and</u> <u>evaluation of the defects of the circuit</u> in advanced integrated circuit manufacturing.
- The image generation method is a useful mean to solve the insufficiency of wafer SEM images due to the high cost of getting a large number of labeled SEM images.
- Here, there is an algorithm based on conditional generative adversarial network (cGANs) for SEM image generation.
 - ✓ The model used for the <u>cGAN</u> is based on the <u>Pix2Pix</u> <u>model</u>.
- A *Sobel operator* is used to calculate the <u>gradient information of</u> <u>images to guide the discriminator</u>.
- Apply two discriminators to discriminate images of different resolutions.



The framework of algorithm for wafer SEM image generation.



DualGAN Pix2Pix Pix2PixHD [3] Ground truth







AI-PIE-HS : Technique [3] - B

- <u>Wasserstein distance and smooth L1 loss functions</u> are applied to accelerate network convergence.
- Able to learn to mimic the <u>distribution of wafer SEM image</u> <u>data</u> effectively.
- The system generates great quality images.
- Improvement in 1-Nearest-Neighbour (1-NN) classification score in compare to other data generation methods.
- Alleviation of the shortage of wafer SEM images with realistic look samples and consistent with the requirement of highdimensional features in the original samples.



The framework of algorithm for wafer SEM image generation.



DualGAN Pix2Pix Pix2PixHD [3] Ground truth





AI-PIE-HS: Technique 4 – General View (A)



- IC's Authenticity is determined according to <u>the status of its</u> <u>logical blocks</u>.
- **<u>General Computing Process</u>** for this system is defined as:
 - ✓ **Gridding** for <u>regions of interest</u> extraction.
 - ✓ Block detection in the <u>extracted regions</u>.
 - Analyzing the <u>detected blocks</u> based on <u>their attributes</u> (e.g. shape, location, width, and length).
 - ✓ **Recognizing** <u>detected blocks</u>.
 - ✓ Assessing the <u>blocks validity</u> based on <u>the recognition and</u> <u>the analysis reports</u>, and <u>flag possible Trojans</u>.
- Nanoscale dimensions of logic cells and <u>hardware Trojans</u> in addition to the <u>noise in IC images</u> pose <u>unique challenge</u> to <u>image</u> processing and visual inspection</u>.
- Leveraging the traditional and modern computer vision (CV) algorithms to address image classification challenges belonging to PIE is a new research direction to study.

Computing Process Block Detection: The blocks are detected in every region. 3. Block Analysis: The blocks from every region are analyzed. 4. Block Recognition: The blocks from every region are recognized.

5. Decision Making: The validity of the the blocks is assessed and a Hardware Trojan is flagged if it exists.



Grid-Type Region-Based Comparison of IC Blocks for Hardware Trojan Detection

An abstract visualization of the proposing system for block detection and recognition of the ICs and their physical assurance.



All Rights Reserved

AI-PIE-HS: Technique 4 – General View (B)



- The <u>unique features and properties to extract from an IC SEM</u> <u>image</u> should represent <u>variations</u> in the *fabrication process, defects, dimensions, noise, and common distortions* in order to achieve <u>a more</u> <u>accurate recognition and classification</u>.
- The knowledge of <u>analyzing repetitive structures</u> in an IC SEM <u>image</u> must be incorporated in <u>feature extraction and recognition</u> <u>computations</u>.
- Due to the <u>advancements of "object detection</u>" and "<u>recognition</u>" methods, they are promising methods for <u>physical assurance</u>.
- Any <u>emerging method</u> in <u>different applications</u> including face detection, pedestrian detection, and vehicle detection can be introduced as a <u>baseline framework</u> for the IC physical assurance.



Image Processing: The grid-type regions from each sample are extracted and their images are processed.
 Block Detection: The blocks are detected in every region.
 Block Analysis: The blocks from every region are analyzed.
 Block Recognition: The blocks from every region are recognized.
 Decision Making: The validity of the the blocks is assessed and a Hardware Trojan is flagged if it exists.



Grid-Type Region-Based Comparison of IC Blocks for Hardware Trojan Detection

An abstract visualization of the proposing system for block detection and recognition of the ICs and their physical assurance.

AI-PIE-HS: Technique 4 – General View (C)



- <u>A CV-based system for physical assurance/inspection can be</u> <u>built based on</u>:
 - ✓ The logic cells are extracted in the detection phase.
 - ✓ The detected cells are analyzed in terms of <u>their shape and</u> <u>structure</u> in the <u>recognition phase</u>.
 - ✓ <u>Logic cells</u> are <u>distinguishable objects</u> based on <u>their patterns</u> and structures, location, shape, and dimensions.
- So, there is need in developing a <u>novel object detection and</u> recognition system for this problem, where the <u>objects</u> are <u>logical</u> <u>blocks (i.e. logical gates/cells)</u> and their <u>status</u> (i.e. <u>authentic</u>, <u>defective</u>, and <u>malicious</u>) is discovered based on the <u>detection and</u> recognition computing processes.
- The system needs to satisfy a number of requirements:
 - a) Low execution time and high performance operation.
 - b) Able to <u>detect blocks of different shapes</u> and <u>at every location</u> on the IC images.

Computing 1. Image Processing: The grid-type regions from each sample are extracted and their images are processed. 2. Block Detection: The blocks are detected in every region.

Process 3. Block Analysis: The blocks from every region are analyzed. 4. Block Recognition: The blocks from every region are recognized.

5. Decision Making: The validity of the the blocks is assessed and a Hardware Trojan is flagged if it exists.



Grid-Type Region-Based Comparison of IC Blocks for Hardware Trojan Detection

An abstract visualization of the proposing system for block detection and recognition of the ICs and their physical assurance.



All Rights Reserved

AI-PIE-HS: Technique 4 – Detailed View (A)



- The system needs to satisfy a number of requirements:
 - c) Great capability in **feature extraction** and understanding.
 - d) Novel methods for understanding data samples, preprocessing, pruning, and utilizing them in detection and recognition.
 - e) Discard or recover the blocks with damages.
 - **f) Generate synthetic data** using an image-to-image translation system that helps overcome data shortage.
 - g) Highly accurate and trusted recognition.
 - h) Demonstrating **desirable functionality and performance** based on the state-of-the-art measures.
- The general architecture of the system includes two major sections:
 - i. Image Acquisition.
 - ii. Block Detection and Classification/Recognition System.



The general system architecture for block detection and recognition of the ICs and their physical assurance.



AI-PIE-HS: Technique 4 – Detailed View (B)



- The **block detection and recognition system** includes **five major parts** including:
 - 1. Image processing.
 - The <u>synthetic image generation unit</u> is considered inside the image processing unit.
 - 2. Block detection.
 - 3. Block analysis.
 - 4. Block recognition.
 - 5. Recognition assessment and decision-making.
- The outcome of these major parts is discovering addition, deletion, or change of blocks as well as flagging the existence of hardware Trojan in the IC.



The general system architecture for block detection and recognition of the ICs and their physical assurance.



Wrap-up



- Application of AI in Cybersecurity includes having security-based methods developed for both software and hardware platforms.
- AI can help both attackers and defenders in Cybersecurity by increasing their strength and making them smart.
- AI is applicable into different parts of the security of hardware, from the system-level, through logic-level design, physical design, and test and validation.
- Using AI in physical inspection of electronic devices provides intelligent examination of IC package.
- AI-based PIE can engage <u>various technologies</u> (including in-memory computing, computer vision, deep learning, transfer learning, and reinforcement learning) in order to <u>improve the assessment of hardware status</u>.
- We studied an <u>AI-based hardware assurance system</u> that operates based on <u>stack of information and attributes</u> extracted from IC layout.
- We reviewed a <u>deep learning-based pre-simulation tool</u> for <u>predicting and correcting distortions in the fabricated ICs</u>.
- We discussed the design of a <u>synthetic IC SEM image generation system</u> with having <u>conditional GAN</u> as the baseline.
- We talked about an <u>IC inspection system</u> that <u>performs hardware-based object detection and recognition</u> on IC SEM image.



References



[1] Lin, T, Shi, Y, Shu, N, Cheng, D, Hong, X, Song, J, and Gwee, B.H., 2020. Deep Learning-Based Image Analysis Framework for Hardware Assurance of Digital Integrated Circuits.

[2] Shao, H.C., Peng, C.Y., Wu, J.R., Lin, C.W., Fang, S.Y., Tsai, P.Y. and Liu, Y.H., 2020. From IC Layout to Die Photo: A CNN-Based Data-Driven Approach. *arXiv preprint arXiv:2002.04967*.

[3] Du, H. and Shi, Z., 2020, April. Wafer SEM Image Generation with Conditional Generative Adversarial Network. In *Journal of Physics: Conference Series* (Vol. 1486, p. 022041).

